A CMOS MedRadio Transceiver With Supply-Modulated Power Saving Technique for an Implantable Brain–Machine Interface System

Mao-Cheng Lee[®], *Member, IEEE*, Alireza Karimi-Bidhendi[®], *Student Member, IEEE*, Omid Malekzadeh-Arasteh, *Student Member, IEEE*, Po T. Wang, *Member, IEEE*, An H. Do, Zoran Nenadic[®], *Senior Member, IEEE*, and Payam Heydari[®], *Fellow, IEEE*

Abstract-A MedRadio 413-419-MHz inductorless transceiver (TRX) for an implantable brain-machine interface (BMI) in a 180 nm-CMOS process is presented. Occupying 5.29 mm² of die area (including pad ring), this on-off keying (OOK) TRX employs a non-coherent direct-detection receiver (RX), which exhibits a measured in-band noise figure (NF) of 4.9 dB and S_{11} of -13.5 dB. An event-driven supply modulation (EDSM) technique is introduced to dramatically lower the RX power consumption. Incorporating an adaptive feedback loop, this RX consumes 42-/92-µW power from 1.8-V supply at 1/10-kbps data rates, achieving -79/-74-dBm sensitivities for 0.1% bit error rate (BER). The TX employs a current starved ring oscillator with an automatic frequency calibration loop, covering 9% supply voltage variation and 15 °C-78 °C temperature range that guarantees operation within the emission mask. The direct-modulation TX achieves 14% efficiency for a random OOK data sequence at -4-dBm output power. Wireless testing over a 350-cm distance accounting for bio-signal data transfer, multi-user coexistence, and in vitro phantom measurement results is demonstrated.

Index Terms—Brain-machine interface (BMI), CMOS, event-driven supply modulation (EDSM), *in vitro* phantom, MedRadio band, multi-user coexistence, transceiver (TRX).

I. INTRODUCTION

MPLANTABLE medical devices, such as deep brain stimulators [1] or responsive neurostimulators [2], are routinely used for the treatment of neurological conditions. As technology advances, these systems are also becoming

Manuscript received December 20, 2018; revised January 30, 2019; accepted February 1, 2019. Date of publication March 11, 2019; date of current version May 24, 2019. This paper was approved by Associate Editor Pui-In Mak. This work was supported by the National Science Foundation under Award 1446908 and Award 1646275. (*Corresponding author: Mao-Cheng Lee.*)

M.-C. Lee, A. Karimi-Bidhendi, O. Malekzadeh-Arasteh, and P. Heydari are with the Department of Electrical Engineering and Computer Science, University of California at Irvine, Irvine, CA 92697 USA (e-mail: maochenl@uci.edu).

P. T. Wang is with the Department of Biomedical Engineering, University of California at Irvine, Irvine, CA 92697 USA.

A. H. Do is with the Department of Neurology, University of California at Irvine, Irvine, CA 92697 USA.

Z. Nenadic is with the Department of Biomedical Engineering, University of California at Irvine (UC Irvine), Irvine, CA 92697 USA, and also with the Department of Electrical Engineering and Computer Science, UC Irvine, Irvine, CA 92697 USA.

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/JSSC.2019.2899521

more sophisticated, and this trend will continue in the future. In addition, current brain implants will likely be re-purposed or redesigned in the future to address unmet clinical needs [3]. To fulfill their role, these future implantable systems will need to be endowed with additional features and functions. One such novel clinical application is the restoration of motor function after stroke or spinal cord injury (SCI) using brain-machine interfaces (BMIs). Generally, BMIs record, process, and decode cortical signals in real time and use this information to control external devices [4]. This enables those with paralysis to operate prostheses [5] or muscle stimulators [6] directly from the brain while bypassing the neurological injury. Current state-of-the-art invasive BMIs are mostly used in a laboratory setting, and their clinical adoption will critically depend on the ability to make them fully implantable. Despite encouraging results [7], these systems rely on external electronics and skull-protruding components, which makes them impractical, less safe, and generally unsuitable for everyday at-home use. These obstacles can be circumvented by designing a fully implantable BMI with internal electronics and no skull-protruding components.

Fig. 1 shows an example of a hypothetical implantable BMI system for restoration of walking in individuals with SCI. This system comprises a skull unit for brain signal sensing and a chest-wall unit (CWU) for signal processing. μ V-level brain signals sensed by the skull unit are routed out of the head by a subcutaneous tunneling cable (similar to modern deep-brain stimulators [8]), and delivered to the CWU. The CWU processes brain signals to detect walking intentions and converts them into 1-10-kbps wireless commands for external prostheses, such as robotic exoskeletons or functional electrical stimulators. A major design challenge for this system is then to perform signal processing and wireless data transmission tasks while meeting the size, power, and magnetic resonance imaging (MRI) compatibility constraints necessary for safe human implantation. This includes trading off the power consumption of the DSP and transceiver (TRX) modules.

For example, wireless communication between the implantable devices and external computers is typically a

0018-9200 © 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.

1542



Fig. 1. Proposed fully implantable BMI system for restoration of walking, with a signal acquisition front end (skull unit) and signal processing and wireless communication modules (chest wall unit). This system bypasses the SCI and enables direct brain control of an exoskeleton.

power-hungry process. Therefore, minimizing the power consumption of the wireless TRX would enable allocation of a higher fraction of the overall power budget to the brain signal processing units within the CWU. Based on our preliminary estimate, the proposed CWU should consume less than 50 mW for which DSP, data converter, and other modules account for 80%-90% of total budget and with the remainder allocated to the TRX block. In addition, limited enclosure area requires small form factor for all wireless unit's constituent components including the antenna. Also, to meet the most stringent field conditions (i.e., static magnetic field strength, specific absorption rate, etc.) due to interactions with the magnetic field of MRI system, the proposed CWU shown in Fig. 1 relies on an inductorless TRX with no off-chip component except an antenna. Commercially available MRI-conditional devices use customized structures to enclose antenna to further reduce magnetic interaction and, hence, satisfy the MRI requirements for implantable systems (e.g., Medtronic W1DR01/W1SR01 [9]).

Multiple telemetry methods-such as near-field magnetic coupling, conduction through the body, and short-range RF communication-exist that establishes the link between the implanted device and external units or actuators. Human body communication (HBC defined in IEEE 802.15.6 standard) uses the human body as a channel and has emerged as a promising method for low power and relatively high data rate (>1 Mb/s) while being free from shadowing effect. However, challenges such as interference, difficulty in estimating the channel, impedance variation of skin-electrode interface, and multipath problem have to be addressed for this method to become widespread [10], [11]. IEEE 802.15.4 Bluetooth low energy (BLE), and IEEE 802.15.6 narrowband (NB) and ultrawideband (UWB) physical layers (PHYs) standards have been developed for short-range radios and cover low-power applications (e.g., wireless personal area network and wireless body area network). These standards employ duty cycling for power saving and interference mitigation. Although low power, the radios based on these standards still do not satisfy the severe power budget, heat dissipation, low emission power, and small area constraints required



(1) DL CMP: Dynamic Latched Comparator (2) ST CMP: Schmitt Trigger Comparator

Fig. 2. Architecture of the proposed low-power OOK TRX.

for an implantable BMI system such as the one shown in Fig. 1. A near-field radio for syringe-implanted sensor nodes was presented in [12] which implemented a communication protocol that eliminated the need for symbol boundary synchronization in the sensor RX. The asymmetric nature of the architecture shifts the performance burden (i.e., high-sensitivity RX and high-power TX) toward the base station [12]. The N-path uncertain-IF and dual-IF architectures proposed in [13] and [14] conduct high-*Q* selectivity frequency translation without the power-hungry phase-locked loop (PLL). A TX-referenced RX published in [15] improves the interference robustness and breaks the tradeoff between power, sensitivity, and linearity. A two-tone TRX using a simple envelope-detection RX and a direct-modulation TX was presented in [16].

MedRadio band (401-406 MHz) was dedicated by the Federal Communications Commission (FCC) for implantable and wearable devices, which has been expanded recently by allocating four 6-MHz bands at 413-419 MHz, 426-432 MHz, 438-444 MHz, and 451-457 MHz. Recently published MedRadio TRXs in [17]–[20] employed bulky on- or off-chip inductors for impedance matching and/or performance improvement. Contrary to aforementioned prior work, expanding on our prior work [21], this paper presents analysis and design of a CMOS low-power inductorless on-off keying (OOK) TRX for the MedRadio 413-419-MHz band intended for transferring the BMI control commands and monitoring bio-signals wirelessly. A novel event-driven supply modulation (EDSM) technique on the RX side (see Sections III and IV) and a fast startup power cycling capability on the TX side (see Section V) are utilized.

II. TRX ARCHITECTURE

Fig. 2 demonstrates the proposed MedRadio TRX comprising a supply-modulated non-coherent direct-detection RX and a direct-modulation OOK TX. On the RX side, the incoming signal is strobed by a periodically activated noise-canceling low-noise amplifier (LNA) above the Nyquist rate of the baseband (BB) signal representing the BMI control commands.



Fig. 3. (a) ED-based receiver with a fixed pulsewidth. (b) Proposed EDSM receiver with adaptive feedback control loop.

The BB signal is then recovered after passing through an envelope detector (ED) and a dynamic latched comparator, as a decision circuitry. A feedback control circuit turns off the RX amplifiers as soon as the current bit is resolved, effectively duty-cycling the RX. As will be illustrated in Section III, this approach will minimize the average power consumption with minor degradation (\sim 5 dB per 1 decade increase in data rate) in RX sensitivity. On the TX side, the BB data modulates the free-running digitally controlled oscillator (DCO) incorporating a fast frequency calibration loop, which allows the entire TX to be power-cycled. The OOK modulated signal is amplified by a self-biased, inverter-based power amplifier (PA) and is subsequently delivered to an off-chip antenna (for testing purpose only).

III. Asynchronous Event-Driven Supply Modulation

A conventional direct-detection RX continuously senses, amplifies, and detects the envelope (or power) of the received signal [22], [23]. Following the envelope detection, the clocked comparator generates the BB data. However, the power-hungry blocks, namely, LNA and gain stages operating at high current levels for noise and power matching purposes—are always activated during the entire detection/comparison phase irrespective of BB signal activities. A number of duty-cycling-based power reduction techniques have been presented [24], [25] to periodically switch off power-hungry blocks with an enable signal. The average power consumption of the duty-cycled RX is approximated as

$$P_{\text{avg}} = P_T \times \left(\frac{2T_{\text{on}}}{T_b}\right) \times \text{OSR} + P_{\text{bias}}$$
 (1)

where P_T is the total power consumption of the RX core without duty-cycling technique, T_{on} represents the RX on time, T_b denotes the bit period, and OSR is the oversampling ratio. P_{bias} is the power consumption of the bias generation circuit. Clearly, the duty-cycling technique leads to significant amount of power saving if $T_{on} \ll T_b$. However, the supply switching in prior work is done at a fixed pulsewidth $T_{on,fix}$ [indicated in Fig. 3(a)] which must account for worst case conditions, i.e., lowest LNA gain, largest comparator metastability time-constant, and signal propagation delay uncertainty across process, voltage, and temperature (PVT) variation. As a result, the amount of power saving is severely limited by this non-optimal $T_{on,fix}$, which will be analyzed as follows.



Fig. 4. Simulated RX power consumption versus the input power.

To overcome the power-saving limitation due to $T_{\text{on, fix}}$ and further reduce T_{on} , we first study the parameters affecting it. T_{on} is approximately lower bounded by $T_{\text{on}} \geq T_{\text{on,min}}$ (= $T_{\text{AMP}} + T_{p,\text{ED}} + T_{\text{CMP}}$). T_{AMP} denotes the time taken for the duty-cycled amplifier to reach its stable dc-bias point at the rising edge of the enable (EN) signal shown in Fig. 3(b). $T_{p,\text{ED}}$ is the input–output propagation delay of the ED. T_{CMP} represents the time taken by the comparator to make a decision. For the dynamic comparator adopted in this design [see Fig. 5(a)], T_{CMP} is readily derived to be

$$T_{\rm CMP} \cong \frac{2|V_{\rm THP}|C_L}{I_{SS,1}} - \frac{C_L}{G_m} \ln(\Delta V_{\rm IN})$$
(2)

where V_{THP} indicates the PMOS threshold voltage, $I_{SS,1}$ is the tail current, M_1 . C_L is the load capacitor seen at the output of the comparator. G_m represents the equivalent large-signal transconductance of each cross-coupled CMOS inverter $(M_4 - M_8 \text{ and } M_5 - M_9)$ realizing regenerative load of the comparator. $\Delta V_{\rm IN}$ is the comparator's input amplitude and T_f is a fixed time which is determined by the bias current, the load capacitor, and input device parameters. T_{CMP} is the signal dependent, whereas T_{AMP} and $T_{p,ED}$ are both functions of PVT and may vary from chip to chip. Fig. 4 displays the simulated RX power consumption versus the RF input power. From Fig. 4, $T_{\rm CMP}$ will become a major contributor to the power-saving feature as the input power decreases below a certain level (e.g., -55 dBm). In addition, T_{AMP} can constitute an increasingly larger portion of $T_{\rm on}$, eventually limiting the functionality of the EDSM-based RX to data rates below 0.5 Mbps. In this case, techniques such as bias pre-charge should be used in the amplifiers to minimize T_{AMP} and $T_{p,ED}$.

The functional block diagram of the EDSM-based RX is depicted in Fig. 3(b) where an adaptive feedback control loop (details in Section IV) is employed to guarantee duty-cycling at $T_{\rm on} = T_{\rm on,min}$. Similar to the conventional architecture, upon envelope detection and the BB data recovery, the feedback control unit will capture the comparison result and generates the control pulses to turn off the power-hungry blocks, thereby lowering the average power consumption. Unlike the duty-cycled RX architectures with constant on time [Fig. 3(a)], the EDSM technique generates control pulses whose pulsewidths vary with $ED_{out} - V_{ref}$ at the comparator inputs. More precisely, the falling edge of these pulses is automatically adjusted depending on the RF signal power, the amplifier gain, and the envelope detection responsivity across PVT variation as soon as the comparator decision has been made [Fig. 3(b)]. In summary, this technique optimizes



Fig. 5. (a) Event-driven supply-modulated RX schematic. (b) Timing diagram of EDSM RX.

the turn-off edge of EN signal to minimize T_{on} , thereby achieving the lowest power consumption.

IV. RECEIVER IMPLEMENTATION

The EDSM RX architecture is shown in Fig. 5(a). An event detection circuitry and a delay control unit generate and adjust variable duty-cycle power-switching pulses $SM_{\phi 1}$ for amplifiers and settling time accelerating pulses $SM_{\phi 2}$ for the ED. The system clock (CLK_{SYS}) is provided by an external source [a crystal oscillator (XTAL) in this design]. The external source will be provided by a microcontroller, once this TRX is integrated with the CWU. Running at Nyquist rate of the BB signal, CLK_{SYS} periodically turns on the LNA to strobe the received signal. A delayed version of CLK_{SYS}, CLK_{CMP}, triggers the clocked comparator and marks an "event," T_{CMP} seconds after its positive edge [cf. Fig. 5(b)]. During the event interval, the outputs are captured in an SR latch and are also fed to the event detection circuitry. Enabled by CLK_{SYS}, the event detection circuit generates the falling edges of $SM_{\phi 1}$ once it senses an event, and subsequently



Fig. 6. Schematic of noise-canceling LNA, capacitively degenerated cascaded gain stage unit and differential to single-ended buffer.

turns off the power-hungry LNA and amplifiers until the next strobing edge (set by the positive edge of CLK_{SYS}).

Although the linearity requirement of a direct-detection OOK RX is relaxed, its noise performance deserves attention. The noise analysis of a direct detection RX is more involved as the inherent nonlinearity of the ED causes a whole host of issues, such as the noise self-mixing phenomenon. Although the commonly used noise-equivalent power (NEP) provides a more accurate evaluation of an ED's noise performance, especially at high frequencies, relating it to the overall noise figure (NF) of the RX is not straightforward. We thus utilize the conversion gain (see Section IV-B) to characterize noise and signal frequency translations in an ED. The RF noise at the ED input will be translated to low frequency at the output through its conversion gain. On the other hand, the lowfrequency noise within the ED bandwidth is amplified by a large and linear dc gain. The RX chain's NF is derived as follows:

$$NF_{RX} = NF_{\rm amp} + \frac{V_{n,\rm ED}^2 + V_{n,LF}^2 A_{\rm ED,dc}^2}{4kTR_s A_V^2 A_{\rm ED}^2}$$
(3)

where $\overline{V_{n,LF}^2}$ and $\overline{V_{n,ED}^2}$ are the low-frequency noise power at the ED input and the noise contribution of the ED, respectively. $NF_{\rm amp}$ is the NF of the amplification chain, A_V is the voltage gain of the entire amplification chain, and $A_{\rm ED,dc} = V_{o,dc}/V_{\rm in,dc}$ and $A_{\rm ED} = V_{o,dc}/V_{\rm in,RF}$ are the dc and conversion gains of the ED, respectively.

A. Noise-Canceling LNA and Gain Stages

Fig. 5 shows the overall RX front end consisting of a noise-canceling LNA, cascaded gain stage unit(s), differential to single-ended buffers, and a gain-mode selector. To cover an adequate TX–RX link range, three distinct parallel paths accommodating low, medium, and high gain modes are considered in this design. The use of three gain paths instead of a variable gain amplifier (VGA) allows for noise and power optimization of devices in each path distinctly, resulting in better power efficiency [26]. The gain mode can be selected through a digital automatic gain control in the back-end processor (an off-chip microcontroller). Fig. 6 shows the LNA schematic,



Fig. 7. (a) Simulated gain of each stage in the receiver chain. (b) Simulated gain curves of receiver in different gain modes.



Fig. 8. Output voltage level with input signal with common-mode noise in (a) active differential architecture and (b) differential-to-single first approach.

which is based on [27]. The common-gate stage M_1 provides a resistive 50- Ω matching to the antenna impedance (R_s). Furthermore, the common-gate and common-source branches have been biased to have identical output common-mode operation. The noise contribution of M_1 is nullified if $g_{m1}R_1 = g_{m2}R_2$. This LNA's NF is readily derived to be

$$NF_{\rm LNA} = 1 + \frac{R_s}{R_3} + \gamma \frac{R_2}{R_1} + \frac{R_s}{R_1} + \frac{R_s R_2}{R_1^2}$$
(4)

where γ is the MOS thermal noise coefficient. The LNA is followed by a capacitively degenerated differential amplifier and a differential to single-ended buffer. The simulated gain plots of the RX front end, the LNA, and the amplification stage for the medium-gain mode are shown in Fig. 7(a). Fig. 7(b) depicts the simulated gain plot of the RX front end under different gain modes. The RX provides 30 dB (from 40 to 70 dB) gain adjustment range at 416 MHz.

B. Envelope Detector and Offset Calibration

The active differential-input envelope (power) detectors [28], [29] achieve high responsivity at the expense of common-mode noise accumulation. Fig. 8(a) shows an active differential-input push-push ED. The ED output is the sum of average signal and noise powers (V_{in}^2 and $V_{CM,noise}^2$), inducing an unwanted rms voltage drop, A_{noise} , to the output. Fig. 8(b) shows a common-source-based single-ended ED. This detector is preceded by the last-stage differential to single-ended buffer in Fig. 6, which mitigates



Fig. 9. (a) Schematic of the proposed ED. (b) Simulated ED output amplitude with different input amplitudes. (c) Simulated output dc voltage versus input bias voltage.

the common-mode noise accumulation. Fig. 9(a) shows the schematic of the ED used in this design. Assuming the long-channel MOS model and filtering of fundamental and high-order harmonics of the input, the output voltage of this ED is expressed as

$$V_{o,dc} = ED_{OUT} - V_{REF} = \frac{1}{4}\mu_n C_{ox} \left(\frac{W}{L}\right)_1 R_3 V_{im}^2$$
 (5)

where V_{im} denotes the RF input amplitude. At MedRadio frequencies, the power gain is abundant, and thus the RF blocks are directly cascaded with no inter-stage matching network. This implies that the ED's conversion gain, A_{ED} , provides more insight about the ED performance rather than its responsivity $\Re (= V_{o,dc}/P_{in,RF})$

$$A_{\rm ED} = \frac{1}{4} g_{m1} R_3 \frac{V_{\rm im}}{V_{\rm OD}} = \frac{1}{4} A_{\rm ED, dc} \frac{V_{\rm im}}{V_{\rm OD}}$$
(6)

where V_{OD} and g_{m1} are the overdrive voltage and transconductance of transistor M_1 in the circuit shown in Fig. 9(a). The simulated output versus input amplitude of this detector is shown in Fig. 9(b), which follows the anticipated square-law transfer characteristic.

Fig. 9(a) shows the ED's input voltage and drain current (approximated by periodic rectified cosine function) waveforms. Maximizing the second-harmonic current will maximize the conversion gain. Using the analytical study in [30], the second-harmonic current in terms of the peak drain current I_{max} and conduction angle ϕ (= $2 \cos^{-1}(V_{\text{TH}} - V_{\text{bias}}/V_{\text{im}})$) is obtained:

$$I_2 = I_{\max} \frac{2\sin^3 \frac{\phi}{2}}{3\pi \left(1 - \cos \frac{\phi}{2}\right)} \tag{7}$$



Fig. 10. Offset calibration system and Monte Carlo simulation results.

where I_2 is maximized for $\phi = \pi$, resulting in $V_{\text{bias,opt}} = V_{\text{TH}}$. This means that the ED should operate as a deep class-AB stage to maximize conversion gain, and thus relax the sensitivity constraints of the following comparator. Fig. 9(b) shows the simulated ED output amplitude with different input amplitudes. Fig. 9(c) shows the simulated output dc voltage versus input bias voltage of the ED for five different values of the input amplitude. As shown in Fig. 9(c), biasing transistor M_1 around its threshold voltage (≈ 0.45 V) will maximize the conversion gain.

The ouput thermal noise of the ED is derived as follows:

$$V_{n,ED}^2 = 4kTR_3(1 + \gamma g_{m1}R_3).$$
(8)

As mentioned before, the undesired low-frequency noise in the passband of the ED is amplified by $A_{\text{ED,dc}}$.

It is worth noting that the single-ended structure in Fig. 9(a) is sensitive to the offset of the following comparator. To overcome this problem, an 8-bit offset calibration circuit incorporating a successive approximation register (SAR) feedback loop is utilized (see Fig. 10). Based on the comparator output logic level, the SAR control logic determines the output of the 8-bit digital-to-analog converter (DAC) to compensate for the input-referred offset of the dynamic comparator, capturing up to ± 190 -mV input-referred comparator offset within 0.3 ms. Fig. 10 shows the comparator of the statistical input-referred offset voltages of the comparator with and without this calibration scheme using Monte Carlo simulation. From the Monte Carlo simulation with 300 different samples, the result shows a 38-fold improvement (i.e., σ is reduced from 86.6 to 2.3 mV).

C. Settling Time Acceleration Switch

The amount of power saving in this RX is directly dependent on its ability to function properly within extremely short T_{on} 's. However, since the EDSM scheme turns amplifier stages on and off in every clock cycle, the voltage level at the output of the ED slews up too slowly to reach its default value, causing the comparison error at the comparator. Depicted in Fig. 11(a), the charging of the decoupling capacitor C_1 during the off-to-on dc-bias transition at the output of the buffer would induce a glitch at the gate of M_1 , causing a large transient voltage drop at the output. Fig. 11(b) shows the ED incorporating two settling time acceleration switches SW_1 and SW_2 to shorten the settling time. To hold the charge across C_1 constant, the delay control unit applies a delayed version of $SM_{\phi 1}$ to SW_1 and SW_2 . This avoids the voltage change at the gate-drain of M_1 during the control-signal transition, and thus considerably reduces the ED settling time.



Fig. 11. Settling time of (a) conventional ED and (b) proposed ED with acceleration switch.



Fig. 12. (a) Schematic of the proposed direct-modulation transmitter. (b) Measured TX output power spectrum. (c) AFC block diagram.

V. TRANSMITTER IMPLEMENTATION

A. Direct-Modulation Transmitter

MedRadio band at The 413-419 MHz relaxes carrier frequency stability requirement, particularly for constant-amplitude modulation schemes. As shown in Fig. 12(a), the proposed TX chain is comprised of a free-running DCO with automatic frequency calibration (AFC), OOK-modulating T-switch, and power configurable inverter-based driver and PA circuits. Fast startup time of the DCO allows for the whole TX to be power-cycled, which not only saves power but also avoids unnecessary power emission



Fig. 13. Chip micrograph with main circuit blocks labeled.

when transmitting 0 s. The entire PA circuit following the DCO consists of a self-biased inverter followed by a tapered chain of eight-parallel inverter-based drivers and the PA, all biased at half- V_{DD} . The TX output power can be configured from -4 to 4.5 dBm using 8-bit driver and PA switches. Fig. 12(b) shows the measured TX power spectrum in the continuous-wave (CW) operation. With the design parameter values listed in Fig. 12(a), the T/R switch shows -1.2-dB insertion loss at -4-dBm output power.

B. Current-Starved Ring Oscillator With AFC Loop

To achieve low-power operation, a five-stage current-starved ring oscillator with digital AFC [31] is designed [Fig. 12(c)]. The oscillation frequency, f_{osc} , is controlled by 5-bit coarseand 5-bit fine-tuned current mirrors from the serial peripheral interface (SPI) and the AFC loop, respectively, to compensate for PVT variations. Within the AFC block, the 13-bit counter computes the binary representation of divide-by-two oscillation frequency by counting its cycles over the 32.768kHz reference clock period from a Pierce XTAL (shared by the RX). The result is compared with the target cycle count $N_{\rm CYC}$, where $N_{\rm CYC} = f_{\rm osc}/(2f_{\rm XTAL})$, and fed to an SAR logic to adjust the oscillator current. The tuning range is $\Delta f = 2^{B}$ LSB, where LSB is the fine-tuning resolution (2.5 MHz in this paper) and B is the number of control bits in SAR algorithm (5 in this paper). The calibration algorithm allocates one clock period for cycle counting, one for comparison, and one for internal reset. Therefore, the total calibration time T_{cal} is derived as $T_{cal} = 3 \times B/f_{XTAL}$. For our application, this AFC-backed DCO was implemented to achieve fine-tuning across 80-MHz frequency range within an estimated 0.47-ms calibration time. It is possible to further extend the frequency operation range by increasing the total number of control bits in the calibration system at the expense of a longer calibration time, a larger area, and additional power consumption.

VI. EXPERIMENTAL RESULTS

Designed and fabricated in a 180-nm CMOS technology, this TRX occupies $2.35 \times 2.25 \text{ mm}^2$ of die area including pads (Fig. 13). The functionality of the TRX was verified by both electrical and *in vitro* phantom measurements. The system-level measurement includes wireless testing for TX–RX distances varying from 25 to 350 cm as well as wireless transferring of pre-recorded bio-signals. In addition, coexistence testing in a multi-user environment was conducted.



Fig. 14. RX electrical measurement results. (a) Measured BER with different data rate. (b) Linearity and BER measurement in low-gain mode. (c) Measured S11 and NF. (d) Input data rate versus power saving percentage.

TABLE I

MEASURED TRX POWER CONSUMPTION BREAKDOWN

			-		
Block	Before EDSM	After EDSM	-	Block	OOK Mode
LNA	5.8 mW	17.3 μW		PA	1.69 mW
AMPs	3.8 mW	9.2 μ W		Driver	0.7 mW
BUF+ED	0.6 mW	$9.8 \ \mu W$		VCO	0.42 mW
CMP	$4.2 \ \mu W$	$4.2 \ \mu W$			
Total	10.2 mW	42 µW	_		

A. Receiver Electrical Measurements

Fig. 14(a) shows the measured bit error rate (BER) at 1- and 10-kbps data rates using PN15 data sequence at 1.5-V supply voltage. The BER stays below 0.1% for the input power larger than -79 and -74 dBm at 1- and 10-kbps data rates in the high-gain mode, respectively. Link-budget calculation reveals that to maintain the wireless operation at BERs below 0.1% over short distances down to 25 cm, the RX should tolerate a maximum input power larger than -28.8 dBm. Fig. 14(b) shows the measured transfer characteristic and BER versus input power under the RX's low-gain mode. The measured P_{1dB} is -28.5 dBm. Moreover, BER stays below 0.1% for input powers from -62 to -25 dBm, resulting in an overall dynamic range from -79 to -25 dBm across all gain modes. Fig. 14(c) shows both simulated and measured NF and S_{11} versus frequency. The EDSM RX achieves -13.5-dB S_{11} and 4.9-dB NF at 416 MHz, respectively, without any on-/off-chip inductor.

Table I shows the measured power consumption of each RX block before and after applying EDSM technique. The EDSM technique is capable of reducing the RX power by 99.6% to 42 μ W at 1 kbps and by 99.1% to 92 μ W at 10 kbps. Fig. 14(d) demonstrates the power reduction percentage as a function of the data rate, showing above 90% power reduction at data rates below 100 kbps.

B. Transmitter Electrical Measurements

Fig. 15(a) shows both measured and simulated overall TX efficiency versus output power for OOK modulated signal. The TX output power varies from -4 to 4.5 dBm with efficiency varying from 14% to 36%. In the CW mode, the efficiency



Fig. 15. (a) TX efficiency versus output power. (b) Frequency variation before and after using AFC.



Fig. 16. (a) PCB including an on-board loop antenna and thin quad flat package (TQFP) packaged IC. (b) Simulated antenna radiation pattern. (c) Measured antenna gain and S_{11} versus frequency.

varies from 7% to 18%, since for half the time, the data are 0, and the TX is powered off. TX power breakdown in the OOK transmission mode is shown in Table I. The AFC periodically monitors the TX carrier frequency. The frequency-drift tolerance is significantly improved from 19% down to 0.24% across 1.73-1.9-V supply interval and from 4.6% down to 0.3% across 15-78 °C temperature range [*cf.* Fig. 15(b)].

C. Wireless Connection Measurement Setup and Results

To test wireless connectivity, a 416-MHz printed circuit board (PCB) loop antenna was designed and fabricated [Fig. 16(a)]. Fig. 16(b) and (c) demonstrate the simulated radiation pattern at 416 MHz and the measured antenna gain and S_{11} versus frequency, respectively. As is clear from Fig. 16(c), RF band selectivity is partially provided



Fig. 17. (a) Setup for wireless connection measurement. (b) Measured BER with different TX-to-RX distances. The transmitted and received (c) ECoG signal and (d) EMG signal.



Fig. 18. Measured interference power causing BER higher than 0.1%.



Fig. 19. (a) Flowchart of LBT protocol adopted in this paper. (b) Coexistence test setup.

by the antenna. With an emission power of -16 dBm from TX, an antenna gain of -12 dBi, and considering a 35-dB path loss across a 3-m distance at 416 MHz, the RX sensitivity is smaller than -63 dBm. Fig. 17(a)



Fig. 20. (a) *in vitro* phantom measurement setup. (b) Cross section of the phantom material. (c) Dimension of titanium box and plastic cap. (d) Measured BER results with different vertical distances. (e) Measured BER results with different horizontal distances. (f) Phantom layers conductivity versus frequency. (g) Phantom layers dielectric constant versus frequency.

Reference	ISSCC	JSSC	ISSCC	TMTT	TCAS-I	JSSC	JSSC	This Work
	2011 [35]	2012 [16]	2014 [17]	2014 [18]	2016 [19]	2016 [13]	2016 [15]	
Process (nm)	130	90	40	180	180	65	65	180
Carrier Freq. (MHz)	403	915	402~405 /	403/433	402~405	2400	915	413~419
Supply Voltage (V)	1	1	1	1.2	0.45	0.5	1	1.5
Architecture	Low-IF	2-Tones	Zero-IF	Direct Conv.	Low-IF	Dual-IF	TX-referenced	EDSM
Modulation	FSK	OOK	GMSK/DBPSK	ASK	OOK/FSK	OOK	BPSK	OOK
Inductor Type	Off-Chip	On-Chip	Off-Chip	Off-Chip	On-Chip	Off-Chip	Off-Chip	None
Data Rate (kbps)	200	10	11.7/562/4500	10	50/120	10	10	1/10
Sensitivity (dBm)	-70/-90	-56/-83	-112/-93/-83	-72/-73	-55/-53.5	-97	-76	-79/-74
Power	44/120 μW	$63^a/120^a \ \mu W$	2.19 mW	2.19 mW	$352 \ \mu W$	99 μW	135 µW	42/92 μW

TABLE II Performance Comparison

^aExcluding FPGA and IF clock generation.

shows the wireless testing setup. With TX-RX distances of 25–350 cm and for 1–10-kbps data rates, the measured BER always remains <0.1% [Fig. 17(b)]. The other wireless testing of the TRX is established by transferring pre-recorded electrocorticogram (ECoG) and electromyogram (EMG) signals at a 1-m distance. The transmitted and received time-domain plots of ECoG and EMG signals with BER below 0.01% and 5×10^{-6} % are shown in Fig. 17(c) and (d), respectively.

D. Multi-User Coexistence and Interference Testing

It is commonly known that the path loss and wireless signal energy absorption of human tissue increase with frequency. For example, human tissue (composed of 2-cm skin and fat) causes ~63-dB attenuation for 2.4-GHz frequency band of standards such as wireless body area network (WBAN), Bluetooth, and IEEE802.11b/g [32]. In addition, accounting for 26-dB free-space path loss over 20-cm distance and less than -30-dB antenna gain, the received signal falls below RX sensitivity. Another major issue that BMI systems encounter is the interference between multiple MedRadio band users operating in the vicinity of one another. Fig. 18 shows the measured interference power over a wide frequency range that causes a BER higher than 0.1%. Compared to other architectures with high-O internal/external

passive components, this inductorless design exhibits a lower interference tolerance. To address this issue, we notice that MedRadio has limited the transmission time of TXs to 0.1% during a specific period. This notion was utilized to implement a listen-before-talk (LBT) protocol with the TRX operating in the burst-mode data transfer [cf. Fig. 19(a)]. This protocol advances through 10 time-slots in search of an available slot in the presence of an interferer, TRX3, for exclusive pairing of TRX1 and TRX2. A typical coexistence scenario is demonstrated in Fig. 19(b), where the TRX3-TRX2 distance is shorter than the TRX1-TRX2 distance by 0.5 m. This protocol improves BER from 4.53% (continuous mode) down to 0.03% (LBT). Although not implemented here, a frequencydomain LBT protocol can also be adopted as envisioned in the MedRadio standard. This is possible due to the wideband operation and large tuning range of this TRX. For the BMI application targeted in this design, wireless communication is primarily intended for transferring a limited number of commands, thus the BER degradation due to the interferers can be further reduced in the back-end processor by introducing redundancy in the command data package.

E. In Vitro Phantom Measurements

Fig. 20(a) and (b) shows the *in vitro* wireless connection setup and cross section of the phantom material, respectively.

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 54, NO. 6, JUNE 2019

TABLE III TRANSMITTER PERFORMANCE COMPARISON

Reference	ISSCC	TMTT	JSSC	This Work	
Kererence	2014 [17]	2014 [18]	2009 [20]		
Process (nm)	40	180	180	180	
Carrier	$402 \sim 405$	402	402	413~419	
Freq. (MHz)	$420 \sim 450$	405	405		
Supply (V)	1	1.2	1.8	1.8	
Anabitaatuma	Polar/Direct	Direct	Direct	Direct	
Arcintecture	Mod.	Mod.	Mod.	Mod.	
Modulation	GMSK /	OOK /	ESV	OOK	
Mouulation	DBPSK	OQPSK	LOK		
Inductor Type	Off-Chip	Off-Chip	On-Chip	None	
Output Power	10/ 17	20.0/ 17	20~0	1-15	
(dBm)	-10/-17	-20.9/-17	-20/00	-4/04.5	
Data Rate	11/4500	100/1000	50	1/10	
(kbps)	1174500	100/1000	50	1/10	
Efficiency	NΔ	NΔ	$33\%^a$	14%(OOK)	
Enciency	11/1	11/1	@-5 dBm	7%(CW)	
Dowor (mW)	אר רודר ר	3 37	4.0	2.8^{b}	
	2.2112.20	5.52	4.9	5.6^{c}	

^aPA only. ^bWith -4 dBm output power in OOK mode. ^cWith -4 dBm output power in CW mode.

The dimensions of titanium enclosure and plastic cap are shown in Fig. 20(c). A phantom composed of three layers, emulating the conductivity, permittivity, and thickness of human skin, fat, and muscle in the chest area [33], [34], is used to emulate the signal attenuation through human tissue. The measured conductivity of skin, fat, and muscle layers is 0.77, 0.034, and 0.8 S/m, respectively. The measured permittivity of each corresponding layer is 49.1, 5.54, and 57.4, as indicated in Fig. 20(f) and (g). Wireless connectivity was evaluated by positioning TX and RX at various horizontal and vertical distances. The BER remains <0.1% for a maximum vertical distance of 1.8 m. Similarly, the BER remains <0.1% for a maximum horizontal distance of 0.8 m, while the position of TRX2 is fixed [as shown in Fig. 20(d) and (e)].

Tables II and III show the comparison of the performance of the proposed TRX with the prior art. The non-coherent EDSM RX achieves -79/-74-dBm sensitivity and dissipates 42/92 μ W at 1/10 kbps, respectively. The TX reaches 14% global efficiency at -4-dBm output power with 9.5-dB tuning range.

VII. CONCLUSION

A low-power MedRadio OOK TRX in 180-nm CMOS was presented. An EDSM technique was introduced to dramatically lower the RX power consumption. Analysis has been done to qualitatively explain the EDSM operation, and to evaluate the noise of the RX and ED properties on the overall performance. A power-cycled TX including a free running oscillator with AFC is demonstrated. The wireless data transfer, interference, multi-user coexistence testing, and *in vitro* phantom measurements also revealed that the TRX can serve as a basis of highly integrated and robust wireless chip, providing a solution for low-power TRX design for an implantable BMI system.

ACKNOWLEDGMENT

The authors would like to thank TowerJazz Semiconductor for chip fabrication, and D. Huh from Keysight Technologies for providing measurement equipment.

REFERENCES

- The Deep-Brain Stimulation for Parkinson's Disease Study Group, "Deep-brain stimulation of the subthalamic nucleus or the pars interna of the globus pallidus in Parkinson's disease," *New England J. Med.*, vol. 345, no. 13, pp. 956–963, 2001.
- [2] C. N. Heck *et al.*, "Two-year seizure reduction in adults with medically intractable partial onset epilepsy treated with responsive neurostimulation: Final results of the RNS system pivotal trial," *Epilepsia*, vol. 55, no. 3, pp. 432–441, 2014.
- [3] M. J. Vansteensel *et al.*, "Fully implanted brain–computer interface in a locked-in patient with ALS," *New England J. Med.*, vol. 375, no. 21, pp. 2060–2066, 2016.
- [4] J. R. Wolpaw, N. Birbaumer, D. J. McFarland, G. Pfurtscheller, and T. M. Vaughan, "Brain-computer interfaces for communication and control," *Clin. Neurophysiol.*, vol. 113, no. 6, pp. 767–791, 2002.
- [5] A. H. Do, P. T. Wang, C. E. King, A. Schombs, S. C. Cramer, and Z. Nenadic, "Brain-computer interface controlled functional electrical stimulation device for foot drop due to stroke," in *Proc. Annu. Int. Conf. IEEE Eng. Med. Biol. Soc.*, San Diego, CA, USA, Aug./Sep. 2012, pp. 6414–6417.
- [6] C. E. King, P. T. Wang, C. M. McCrimmon, C. C. Chou, A. H. Do, and Z. Nenadic, "The feasibility of a brain-computer interface functional electrical stimulation system for the restoration of overground walking after paraplegia," *J. Neuroeng. Rehabil.*, vol. 12, no. 1, p. 80, 2015.
- [7] J. L. Collinger *et al.*, "High-performance neuroprosthetic control by an individual with tetraplegia," *Lancet*, vol. 381, no. 9866, pp. 557–564, 2013.
- [8] DBS Extension Kit for Deep Brain Stimulation, Medtronic, Dublin, Ireland.
- [9] Medtronic Azure MRISureScan Specifications Sheets. Accessed: Dec. 2018. [Online]. Available: https://www.medtronic.com/us-en/healthcareprofessionals/products/cardiac-rhythm/pacemakers/azure.html
- [10] W. Saadeh, M. A. B. Altaf, H. Alsuradi, and J. Yoo, "A 1.1-mW ground effect-resilient body-coupled communication transceiver with pseudo OFDM for head and body area network," *IEEE J. Solid-State Circuits*, vol. 52, no. 10, pp. 2690–2702, Oct. 2017.
- [11] W. Saadeh, M. A. B. Altaf, H. Alsuradi, and J. Yoo, "A pseudo OFDM with miniaturized FSK demodulation body-coupled communication transceiver for binaural hearing aids in 65 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 52, no. 3, pp. 757–768, Mar. 2017.
- [12] Y. Shi et al., "A 10 mm³ inductive coupling radio for syringe-implantable smart sensor nodes," *IEEE J. Solid-State Circuits*, vol. 51, no. 11, pp. 2570–2583, Nov. 2016.
- [13] C. Salazar, A. Cathelin, A. Kaiser, and J. Rabaey, "A 2.4 GHz interferer-resilient wake-up receiver using a dual-IF multi-stage N-path architecture," *IEEE J. Solid-State Circuits*, vol. 51, no. 9, pp. 2091–2105, Sep. 2016.
- [14] N. M. Pletcher, S. Gambini, and J. Rabaey, "A 52 μW wake-up receiver with -72 dBm sensitivity using an uncertain-IF architecture," *IEEE J. Solid-State Circuits*, vol. 44, no. 1, pp. 269–280, Jan. 2009.
- [15] D. Ye, R. van der Zee, and B. Nauta, "A 915 MHz 175 μW receiver using transmitted-reference and shifted limiters for 50 dB in-band interference tolerance," *IEEE J. Solid-State Circuits*, vol. 51, no. 12, pp. 3114–3124, Dec. 2016.
- [16] X. Huang, A. Ba, P. Harpe, G. Dolmans, H. de Groot, and J. R. Long, "A 915 MHz, ultra-low power 2-tone transceiver with enhanced interference resilience," *IEEE J. Solid-State Circuits*, vol. 47, no. 12, pp. 3197–3207, Dec. 2012.
- [17] M. Vidojkovic et al., "A 0.33nJ/b IEEE802.15.6/proprietary-MICS/ISMband transceiver with scalable data-rate from 11 kb/s to 4.5 Mb/s for medical applications," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2014, pp. 170–171.
- [18] H.-C. Chen, M.-Y. Yen, Q.-X. Wu, K.-J. Chang, and L.-M. Wang, "Batteryless transceiver prototype for medical implant in 0.18-μm CMOS technology," *IEEE Trans. Microw. Theory Techn.*, vol. 62, no. 1, pp. 137–147, Jan. 2014.
- [19] J.-Y. Hsieh, Y.-C. Huang, P.-H. Kuo, T. Wang, and S.-S. Lu, "A 0.45-V low-power OOK/FSK RF receiver in 0.18μm CMOS technology for implantable medical applications," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 63, no. 8, pp. 1123–1130, Aug. 2016.
- [20] N. Cho, J. Bae, and H.-J. Yoo, "A 10.8 mW body channel communication/MICS dual-band transceiver for a unified body sensor network controller," *IEEE J. Solid-State Circuits*, vol. 44, no. 12, pp. 3459–3468, Dec. 2009.

- [21] M.-C. Lee *et al.*, "A CMOS inductorless MedRadio OOK transceiver with a 42 μW event-driven supply-modulated RX and a 14% efficiency TX for medical implants," in *Proc. IEEE Custom Integr. Circuits Conf.* (*CICC*), Apr. 2018, pp. 1–4.
- [22] L.-C. Liu, M.-H. Ho, and C.-Y. Wu, "A MedRadio-band low-energyper-bit CMOS OOK transceiver for implantable medical devices," in *Proc. IEEE Biomed. Circuits Syst. Conf. (BioCAS)*, Nov. 2011, pp. 153–156.
- [23] C.-W. Chou, L.-C. Liu, and C.-Y. Wu, "A MedRadio-band low-energyper-bit 4-Mbps CMOS OOK receiver for implantable medical devices," in *Proc. 35th Annu. Int. Conf. IEEE Eng. Med. Biol. Soc. (EMBC)*, Jul. 2013, pp. 5171–5174.
- [24] H. Milosiu *et al.*, "A 3-μW 868-MHz wake-up receiver with -83 dBm sensitivity and scalable data rate," in *Proc. 39th Eur. Solid-State Circuits Conf. (ESSCIRC)*, Sep. 2013, pp. 387–390.
- [25] D.-Y. Yoon *et al.*, "A new approach to low-power and low-latency wake-up receiver system for wireless sensor nodes," *IEEE J. Solid-State Circuits*, vol. 47, no. 10, pp. 2405–2419, Oct. 2012.
- [26] D. C. Daly and A. P. Chandrakasan, "An energy-efficient OOK transceiver for wireless sensor networks," *IEEE J. Solid-State Circuits*, vol. 42, no. 5, pp. 1003–1011, May 2007.
- [27] F. Bruccoleri, E. A. M. Klumperink, and B. Nauta, "Wide-band CMOS low-noise amplifier exploiting thermal noise canceling," *IEEE J. Solid-State Circuits*, vol. 39, no. 2, pp. 275–282, Feb. 2004.
- [28] J. Lee, Y. Chen, and Y. Huang, "A low-power low-cost fully-integrated 60-GHz transceiver system with OOK modulation and on-board antenna assembly," *IEEE J. Solid-State Circuits*, vol. 45, no. 2, pp. 264–275, Feb. 2010.
- [29] Z. Wang, P.-Y. Chiang, P. Nazari, C.-C. Wang, Z. Chen, and P. Heydari, "A CMOS 210-GHz fundamental transceiver with OOK modulation," *IEEE J. Solid-State Circuits*, vol. 49, no. 3, pp. 564–580, Mar. 2014.
- [30] L. Zhou, C.-C. Wang, Z. Chen, and P. Heydari, "A W-band CMOS receiver chipset for millimeter-wave radiometer systems," *IEEE J. Solid-State Circuits*, vol. 46, no. 2, pp. 378–391, Feb. 2011.
- [31] M. Marutani, H. Anbutsu, M. Kondo, N. Shirai, H. Yamazaki, and Y Watanabe, "An 18mW 90 to 770MHz synthesizer with agile auto-tuning for digital TV-tuners," in *IEEE Int. Solid-State Circuits Conf.* (*ISSCC*) Dig. Tech. Papers, Feb. 2006, pp. 681–690.
- [32] D. Kurup, G. Vermeeren, E. Tanghe, W. Joseph, and L. Martens, "In-toout body antenna-independent path loss model for multilayered tissues and heterogeneous medium," *Sensors*, vol. 15, no. 1, pp. 408–421, 2015.
- [33] T. Karacolak, A. Z. Hood, and E. Topsakal, "Design of a dual-band implantable antenna and development of skin mimicking gels for continuous glucose monitoring," *IEEE Trans. Microw. Theory Techn.*, vol. 56, no. 4, pp. 1001–1008, Apr. 2008.
- [34] A. T. Mobashsher and A. M. Abbosh, "Artificial human phantoms: Human proxy in testing microwave apparatuses that have electromagnetic interaction with the human body," *IEEE Microw. Mag.*, vol. 16, no. 6, pp. 42–62, Jul. 2015.
- [35] J. Pandey, J. Shi, and B. Otis, "A 120μ W MICS/ISM-band FSK receiver with a 44μW low-power mode based on injection-locking and 9x frequency multiplication," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, Feb. 2011, pp. 460–462.



Alireza Karimi-Bidhendi (S'15) received the B.Sc. degree in electrical engineering from the Sharif University of Technology, Tehran, Iran, in 2013, and the M.Sc. degree in electrical engineering from the University of California at Irvine (UC Irvine), Irvine, CA, USA, in 2018, where he is currently pursuing the Ph.D. degree in electrical engineering.

From 2015 to 2016, he was an Engineering Intern with Indie Semiconductor, Aliso Viejo, CA, USA, working on low-power oscillators and analog-todigital converters. His research interests are analog, RF, and mixed-signal circuit design for biomedical applications.

Mr. Karimi-Bidhendi is a Student Member of the IEEE Solid-State Circuits Society and the IEEE Circuits and Systems Society. He was a recipient of the 2013–2014 Departmental Fellowship and the 2014 Henry Samueli Fellowship. He serves as a reviewer for the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I AND II, the IEEE Biomedical Circuits and Systems Conference, IEEE SOLID-STATE CIRCUITS LETTERS, IEEE International Solid-State Circuits Conference, the IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, and the IEEE International Symposium on Circuits and Systems.



Omid Malekzadeh-Arasteh (S'14) received the B.S. degree in electrical engineering from Northwestern University, Evanston, IL, USA, in 2015. He is currently pursuing the Ph.D. degree in electrical engineering with the University of California at Irvine, Irvine, CA, USA.

His research interests include analog and digital circuit design, low-power IC design, and biomedical circuits for brain-computer interface applications.



Po T. Wang (S'15–M'19) received the B.S. degree in bioengineering from Rice University, Houston, TX, USA, in 2007, and the M.S. and Ph.D. degrees in biomedical engineering from the University of California at Irvine (UC Irvine), Irvine, CA, USA, in 2008 and 2014, respectively.

He is currently a Post-Doctoral Scholar with the Department of Biomedical Engineering, UC Irvine. His research interests include brain–computer interfaces, embedded systems, and biomedical devices and implants.



Mao-Cheng Lee (S'15–M'19) received the B.S. and M.S. degrees from National Chiao Tung University, Hsinchu, Taiwan, in 2011 and 2013, respectively, and the M.S degree from the University of California at Irvine (UC Irvine), Irvine, CA, USA, in 2018.

From 2013 to 2015, he was with Airoha Technology Corporation (Mediatek Subsidiary), Hsinchu, Taiwan, where he was involved in the design of low phase-noise frequency synthesizers and calibration systems for Wi-Fi, satellite tuner, and Bluetooth products. In 2018, he was with Ethertronics, Irvine,

as an Analog/RFIC Designer Intern, working on RF power detector and power management unit (PMU) design. In 2019, he joined Analog Bits, Sunnyvale, CA, USA, as a Mixed-Signal Circuit Design Engineer, working on high-speed SerDes and PLL system design. His research interests include mixed-signal and low-power integrated circuit design.



An H. Do received the M.D. degree from the University of California at Riverside/Los Angeles, CA, USA, Thomas Haider Biomedical Sciences Program, in 2006. He completed his residency training in neurology at the University of California at Irvine (UC Irvine), Irvine, CA, USA, in 2010, and fellowship training in spinal cord injury medicine in a joint program at UC Irvine, Long Beach Veterans Affairs Medical Center, Long Beach, CA, USA, and Rancho Los Amigos National Rehabilitation Center, Downey, CA, USA.

He is currently an Assistant Professor with the Department of Neurology, UC Irvine. His area of research is in developing and applying brain–computer interfaces to help people with paralysis due to neurological injuries to improve or regain motor function.



Zoran Nenadic (M'06–SM'12) received the Diploma degree in control engineering from the University of Belgrade, Belgrade, Serbia, in 1995, and the M.S. and D.Sc. degrees in systems science and mathematics from Washington University, St. Louis, MO, USA, in 1998 and 2001, respectively.

From 2001 to 2005, he was a Post-Doctoral Scholar with the Division of Engineering and Applied Science, California Institute of Technology, Pasadena, CA, USA. Since 2005, he has been with the Department of Biomedical Engineering,

University of California at Irvine (UC Irvine), Irvine, CA, USA, where he is currently a Full Professor. His research interests include the area of neuroengineering, biomedical signal processing and pattern recognition, biological neural network modeling, and biomedical devices and sensors.

Dr. Nenadic was a recipient of the National Science Foundation Faculty Early Career Development Award, the UC Irvine Biomedical Engineering Professor of the Year Award, the Hiruma/Wagner Award from the Japanese Research Foundation for OptoScience and Technology, the Hai-Tian Scholarship from the Dalian University of Technology, and the Senior Career Excellence in Research Award from the Henry Samueli School of Engineering, UC Irvine.



Payam Heydari (M'01–SM'09–F'17) received the B.S. and M.S. degrees (Hons.) in electrical engineering from the Sharif University of Technology, Tehran, Iran, in 1992 and 1995, respectively, and the Ph.D. degree from the University of Southern California, Los Angeles, CA, USA, in 2001.

He is currently a Full Professor of electrical engineering with the University of California at Irvine (UC Irvine), Irvine, CA, USA. He is the Director of the Nanoscale Communication IC Labs. He has authored or co-authored two books, one book chap-

ter, and more than 150 journal and conference papers. His research covers the design of terahertz/millimeter-wave/RF and analog integrated circuits.

Dr. Heydari was a recipient of the 2016-2017 UCI's School of Engineering Mid-Career Excellence in Research, the 2014 Distinguished Engineering Educator Award from Orange County Engineering Council, the 2009 Business Plan Competition First Place Prize Award and Best Concept Paper Award both from the Paul Merage School of Business at UC Irvine, the 2010 Faculty of the Year Award from UC Irvine's Engineering Student Council (ECS), the 2009 School of Engineering Best Faculty Research Award, the 2007 IEEE Circuits and Systems Society Guillemin-Cauer Award, the 2005 IEEE Circuits and Systems Society Darlington Award, the 2005 National Science Foundation (NSF) CAREER Award, the 2005 Henry Samueli School of Engineering Teaching Excellence Award, the Best Paper Award at the 2000 IEEE Int'l Conference on Computer Design (ICCD), and the 2001 Technical Excellence Award from the Association of Professors and Scholars of Iranian Heritage (APSIH). He was recognized as the 2004 Outstanding Faculty in the Electrical Engineering and Computer Science Department, UC Irvine. His research on novel low-power multi-purpose multi-antenna RF front ends received the Low-Power Design Contest Award at the 2008 IEEE International Symposium on Low-Power Electronics and Design (ISLPED). He currently serves on the Technical Program Committee of the International Solid-State Circuits Conference (ISSCC) and has been a Guest Editor of IEEE JOURNAL OF SOLID-STATE CIRCUITS (JSSC). He is an AdCom Member of the IEEE Solid-State Circuits Society. He has given the Keynote Speech to IEEE GlobalSIP 2013 Symposium on Millimeter Wave Imaging and Communications, served as an Invited Distinguished Speaker to the 2014 IEEE Midwest Symposium on Circuits and Systems, and gave a Tutorial at the 2017 International Solid-State Circuits Conference (ISSCC). He was a Distinguished Lecturer of the IEEE Solid-State Circuits Society from 2014 to 2016. Since 2019, he has been a Distinguished Microwave Lecturer of the IEEE Microwave Theory and Techniques Society. His group was among the first who introduced the design of millimeter-wave integrated circuits in silicon technologies. They demonstrated the world's first fundamental frequency CMOS transceiver operating above 200 GHz, the world's highest radiated power and highest efficiency sub-terahertz circularly polarized radiator in silicon employing a multi-port cavity-backed structure.